Skip to main content
View Cart

Formal Verification

An Essential Toolkit for Modern VLSI Design

  • 2nd Edition - May 26, 2023
  • Latest edition
  • Authors: Erik Seligman, Tom Schubert, M V Achutha Kiran Kumar
  • Language: English

Formal Verification: An Essential Toolkit for Modern VLSI Design, Second Edition presents practical approaches for design and validation, with hands-on advice to help working e… Read more

Early spring sale

Nurture your knowledge

Grow your expertise with up to 25% off trusted resources.

Shop now

Description

Formal Verification: An Essential Toolkit for Modern VLSI Design, Second Edition presents practical approaches for design and validation, with hands-on advice to help working engineers integrate these techniques into their work. Formal Verification (FV) enables a designer to directly analyze and mathematically explore the quality or other aspects of a Register Transfer Level (RTL) design without using simulations. This can reduce time spent validating designs and more quickly reach a final design for manufacturing. Building on a basic knowledge of SystemVerilog, this book demystifies FV and presents the practical applications that are bringing it into mainstream design and validation processes.

Every chapter in the second edition has been updated to reflect evolving FV practices and advanced techniques. In addition, a new chapter, Formal Signoff on Real Projects, provides guidelines for implementing signoff quality FV, completely replacing some simulation tasks with significantly more productive FV methods. After reading this book, readers will be prepared to introduce FV in their organization to effectively deploy FV techniques that increase design and validation productivity.

Key features

  • Covers formal verification algorithms that help users gain full coverage without exhaustive simulation
  • Helps readers understand formal verification tools and how they differ from simulation tools
  • Shows how to create instant testbenches to gain insights into how models work and to find initial bugs
  • Presents insights from Intel insiders who share their hard-won knowledge and solutions to complex design problems

Readership

Professional engineers involved in chip design or verification

Table of contents

  1. Formal verification: from dreams to reality
  2. Basic formal verification algorithms
  3. Introduction to SystemVerilog Assertions
  4. Formal property verification
  5. Effective formal property verification for design exercise
  6. Effective FPV for verification
  7. Formal property verification apps for specific problems
  8. Formal equivalence verification
  9. Formal verification’s greatest bloopers: the danger of false positives
  10. Dealing with complexity
  11. Formal signoff on real projects
  12. Your new FV-aware lifestyle

Product details

  • Edition: 2
  • Latest edition
  • Published: May 26, 2023
  • Language: English

About the authors

ES

Erik Seligman

Erik Seligman is currently a Senior Product Engineering Architect at Cadence Design Systems, where he helps to plan and support the Jasper Formal Verification tool suite. Previously he worked at Intel Corporation in Hillsboro, Oregon for over two decades, in a variety of positions involving software, design, simulation, and formal verification. In his spare time he hosts the “Math Mutation” podcast, and has served as an elected director on the Hillsboro school board.
Affiliations and expertise
Senior Product Engineering Architect, Cadence Design Systems

TS

Tom Schubert

Tom Schubert is on the Electrical and Computer Engineering faculty at Portland State University and directs a graduate track in Design Verification and Validation. Previously, he was at Intel Corporation for 17 years in Hillsboro, Oregon, where he managed Intel's largest pre-silicon validation formal verification team develop and apply FPV techniques on multiple generations of microprocessor designs. Tom received a PhD in Computer Science from the University of California, Davis.
Affiliations and expertise
Adjunct Professor, Department of Electrical and Computer Engineering, Portland State University, Portland, OR, USA

MK

M V Achutha Kiran Kumar

M V Achutha Kiran Kumar is an Intel Fellow in the Design Engineering group at intel and leads the company’s Formal Verification Central Technology Office, one of the largest industrial Formal Verification teams in the world. He has over 19 years experience where he worked in various areas of the chip design cycle which includes RTL design, structural design, circuit design, simulation and various levels of validation including formal verification. He is the co-author of 'Formal Verification - An Essential toolkit for the Hardware Design'.
Affiliations and expertise
Intel Corporation, Bengaluru, Karnataka, India

View book on ScienceDirect

Read Formal Verification on ScienceDirect